asdsad
asdasdsadsa...
asdasd 2
asdasda...
Physical Design Engineers
Responsibilities:RTL synthesisLarge scale Integrated Circuit Place & Route with advance technology nodes (like 40nm)Timing analysis and fixing, timing signoffDesign for TestPhysical Signoff (DRC & LVS)Deliver SOC chips within scheduleQualificationsMUST HAVE:Have clear and good concept for di...